Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Product List
CPU-Slide5

As we mentioned previously, the CPU core has two sets of data registers: Bank 0 and an alternate, Bank 1. The active bank is determined by the setting of the “B” bit in the Flag register. You can use the alternate register bank for any purpose, but it’s especially useful when entering interrupt service routines. Instead of saving all the working registers on the stack when you enter the routine, just save them to the alternate register set. The Renesas C compiler for R8C MCUs has an option switch in the interrupt declaration statement that automatically switches to the alternate register set in a service routine.

PTM Published on: 2011-12-30