Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Product List
CPU-Slide20

The R8C architecture has four operating modes: RESET mode, Normal mode, Wait mode, and Stop mode. The default transition out of RESET is the Divide-by-8 Low-Speed On-chip oscillator mode. From this state, you can modify the clock control register to select either the Low-Speed or High-Speed mode of the On-chip oscillator, where there is no divider from the clock oscillation circuit. You can also select the Main Clock modes with either no frequency division or a division by 2, 4, 8, or 16. Upon a return from Stop mode, the clock always defaults to the Divide-by-8 mode of whichever clock was selected (On-chip oscillator or main clock) prior to the entry into Stop mode.

PTM Published on: 2011-12-30