[[[[
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 1 / 15
–
–
R
RE
EV
VI
IS
SI
IO
ON
N
1
10
0
-
-
INTRODUCTION
DESCRIPTION
The IN-PLUG
®
IPS101 is a special line-side
switching controller which provides simple yet high
performance active power factor correction. The
IPS101 was optimized for electronic ballast compact
SMPSs up to 300W that requires a minimum board
area, reduced component count and high efficiency.
The PFC forces the SMPS to draw a current
proportional to the instant AC line voltage in order to
charge a storage capacitor thus resulting in excellent
power factor and low line harmonics generation.
The output of the PFC is a regulated voltage which
slightly exceeds the peak line voltage and is generally
too high to be used as is. This is why a PFC is usually
followed by a DC/DC converter, providing one or
more isolated output(s) at the required voltage(s).
AAI offers the following solutions for the DC/DC
converter:
• Flyback converters (see IPS10 series)
• Push-pull converters (see IPS201 controller)
Other ICs and discrete solutions can be used as well.
More and more countries already impose PFC above
75W or soon will enforce this obligation.
In addition to the compliance with power factor and
line harmonics regulations, using a PFC offers other
advantages like:
• Reducing the utility bill by making the actual
power drawn from the line almost equal to the
apparent power paid to the utility company
• Allowing to draw more power from the wall
outlet or line circuit breaker without exceeding
the limits set by UL or other safety agencies.
FEATURES
•
Simple and easy to use.
•
High efficiency over 96% (in optimized designs)
•
Minimum external component count for lowest
cost.
•
3-input current-mode multiplier ensures
outstanding performance at any line voltage and
any load.
•
Under voltage protection.
•
Voltage error amplifier with provision for loop
stability compensation.
•
Cycle to cycle current limiting.
•
Thermal shut-down.
•
Capable of driving a broad range of power
MOSFETs.
•
Self oscillating at frequencies up to 300KHz
APPLICATIONS
•
SMPS.
•
Electronic ballast.
PIN CONFIGURATION: DIP-8 / SOIC-8
ORDERING INFORMATION
IN-PLUG® series: I
IP
PS
S1
10
01
1
Low Cost, High Efficiency
Power Factor Correction Controller
DRIVEVDCFBK
ISENSE
VCC
PKCAP
VAC
OPOUT
GND
IPS101
1
45
8
Part No. ROHS /
Pb-Free
Package Temperature Range
IPS101C-D -G-LF 8-Pin PDIP 0°C to +70°CCommercial
IPS101I-D -G-LF 8-Pin PDIP -40°C to +85°CIndustrial
IPS101C-SO -G-LF 8-Pin SOIC 0°C to +70°CCommercial
IPS101I-SO -G-LF 8-Pin SOIC -40°C to +85°CIndustrial
For detailed ordering information, see page 14
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 2 / 15
BASIC APPLICATION SCHEMATIC
Figure 1
BASIC APPLICATION WITH DC/DC FEED-BACK CONTROL
Figure 2
Note: This diagram displays a double feedback control. The resistor bridge R3/R4 can be set to safely guarantee a maximum
output voltage while the feedback control signal from the DC/DC block throught the optocoupler would manage the output
voltage regulation.
+
C4
L1
Q1
D1
PFC Controller
R7
R2
R6
PFC GND
C3
R3 R1
R9
C1
31
4 2
BR1
R4
AC IN
DC OUT
VCC
1
VDCFBK
2
COMPV
3
RMSCAP
4
VAC 8
DRIVE 7
ISENSE 6
GND 5
U1
IPS101
T1
CMC
C5
C2
CHIP SUPPLY
LOAD
+
C5
L1
Q1
D1
PFC Controller
R7R2
R6
PFC GND
C3
R3 R1
R9
C1
31
4 2
BR1
R4
DC OUT
VCC
1
VDCFBK
2
COMPV
3
RMSCAP
4
VAC 8
DRIVE 7
ISENSE 6
GND 5
U1
IPS101
T1
CMC
C4
C2
CHIP SUPPLY
U2
OPTOCOUPLER
AC IN
DC/DC
CONVERTER
C6
VY
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 3 / 15
FUNCTIONAL BLOCK DIAGRAM
Figure 3
PIN DESCRIPTION
Number Name Description
1 VCC IC supply pin.
The circuit contains a shunt regulator that behaves like a 10V zener. During start-up the IC
draws very little current. Operations start when the “zener” value is reached and stop should
the VCC voltage becomes less than approximately 8V.
2 VDCFBK Voltage feedback input pin.
Negative feedback of the voltage error amplifier which positive input is internally
connected to a 2.06V trimmed reference. It is used to regulate the voltage across the storage
output capacitor to a value slightly above the maximum line peak voltage.
3COMPV
Voltage loop compensation pin.
This is the output of the voltage error amplifier and is used for loop feedback
compensation purposes. Also used as an optional feedback loop to regulate the output of a
DC/DC converter fed by the PFC controller (see Fig. 2)
4 RMSCAP RMS capacitor pin.
The capacitor connected between this pin & GND generates a current proportional to the
RMS value of the AC line voltage which feeds the multiplier circuit to maintain the loop
gain constant at different line voltages thus preventing loop instabilities which could occur
with other arrangements.
5GND
Ground pin. This pin must be connected to the PFC module ground.
6ISENSE
Inductor current sensing pin.
This pin is used to measure the current flowing through the inductor which is forced by the
PFC controller to be proportional to the instant AC line voltage. The power MOSFET is
automatically driven in a self-oscillating mode to restart a new cycle when the current in the
inductor has dropped below half of its peak value.
7 DRIVE MOSFET gate drive pin.
The internal buffer connected to this pin can drive a broad variety of power MOSFETs
and IGBTs. A series resistor is sometimes added to improve the EMI signature.
8 VAC AC voltage pin.
This pin is used to sense the instantaneous AC line voltage through a series resistor that
performs a voltage to current conversion. The resulting current feeds the multiplier in order
to force the peak current in the inductor to be proportional to the instant AC line voltage.
REF
V
DCFBK RMSCAP
GND DRIVEISENSE
IPS101
BANDGAP
REGULATOR
TRIMMED
VCC
V
AC
COMPV
3
5
_
+
VOLTAGE
ERROR
AMPLIFIER
241
678
MULTIPLIER
CONVERTERS
V to I RMS
&
INTERNAL
BIAS
IN T. BIAS
_
+
_
+
VOFF
VON
CONTROL
LOGIC
DRIVER
ON
OFF
MIRROR
I
ERROR
I
RMS
I
AC
IN 1 IN2
IN 3
OUT
2.18V
Undervoltage lockout
3-inEut current multiEIier:
Voltage error amEIifier:
MOSFET current control:
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 4 / 15
INTRODUCTION:
Without PFC, most SMPS simply rectify the AC voltage to charge a relatively large capacitor. This results in huge
spikes drawn from the line which generates harmonics and degrades the power factor to 0.5 – 0.7.
With the IPS101, the power factor exceeds 0.95 and the harmonic distortion could be less than 5%. The IPS101 is
also a very efficient pre-regulator that charges a storage capacitor at an adjustable regulated DC voltage. This feature
can be used to build very high-efficiency and low-cost isolated SMPS featuring single or multiple outputs in the
range of 50-500W.
OPERATING DESCRIPTION:
3-input current multiplier:
The heart of the IPS101 PFC controller is a 3-input current-mode multiplier. This multiplier is key in monitoring a
constant loop gain that is the only way to ensure a good stability and response over a broad range of input AC
voltages and output loads.
The first multiplier input is fed by I
AC
, a current proportional to the instant AC line voltage. This information is used
to force the current drawn from the AC line to be proportional to the instant line voltage thus resulting in a power
factor close to unity. The SMPS then behaves like a resistive load whith an impedance that varies according to the
RMS line voltage and the load thanks to the other action of the two multiplier inputs.
As shown in Fig. 1, a resistor (R1) connected between V
AC
(pin 8) and the rectified AC line voltage, performs the V
to I conversion that generates I
AC.
The value of R1 is usually 1 MΩ.
The second multiplier input is fed by I
RMS
, a current proportional to the AC line RMS value. This current is derived
from I
AC
by a dedicated RMS converter using only a non-critical external capacitor (C1).
The value of C1 is usually 1 uF for 50 / 60Hz operations. A much lower value would result in a more harmonic
distortion. The purpose of feeding the I
RMS
is to reduce the loop gain at high voltages. It would otherwise become
excessive and create stability problems.
The third multiplier input is fed by a current proportional to the error amplifier output voltage. The purpose is to
smoothly change the RMS value of the sinusoidal current drawn from the AC line, to match the power demand and
maintain a good regulation of the output voltage.
Voltage error amplifier:
The IPS101 includes a voltage error amplifier with a non-inverting input connected to an internally trimmed 2.06V
reference. Its inverting input is available on pin 2. Its output is connected to pin 3 and is also internally connected to
the V-to-I converter feeding the multiplier as discussed before. As indicated in the typical application schematic of
figure 1, pin 2 and pin 3 are used for the following purposes:
(a) voltage divider R3, R4 used to set the value of the regulated DC output voltage:
DC out = 2.06 x (R3 +R4)/R4 (see Fig. 1)
(b) the loop feedback compensation network R2, C2, C6 (see Fig. 1) provides a suitable network for most
applications. More complicated schemes are possible for demanding applications where transient response is
paramount.
MOSFET current control:
The IPS101 is equivalent to a non-isolated flyback (boost) converter that operates from raw rectified AC. It uses a
high-Q inductor operating in continuous mode to generate a regulated DC output that always slightly exceeds the
peak value of the AC input voltage.
The maximum current in the inductor is set by the output of the multiplier and will increase with the output power
demand. The minimum current in the inductor is internally set to 50% of the maximum current, which constitutes a
good trade-off between energy transfer and switching losses / EMI signature at MOSFET turn-on.
When the Vcc is established, the control logic turns the MOSFET on. The current in the inductor (and also in the
MOSFET) is sensed by R9 which value along with L1 defines the power handling capacity of the PFC.
MOSF ET driver:
Thermal shutdown:
Shunt bandggg regulator:
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 5 / 15
When the current reaches the peak value set by the output voltage of the multiplier which never exceeds 1.2V, the
MOSFET is switched off and the current in the inductor, still sensed by R9, decreases as the inductive energy is
dumped into the storage capacitor. When the current decreases below 50% of the peak value, the control logic turns
the MOSFET on again. The system is therefore self-oscillating and does not require any dedicated oscillator.
Please note that the frequency varies with the load and the line voltage, but against common belief:
- its variation usually stays in a 2:1 range,
- its jitter is favorable to the EMI signature,
- it decreases when the load increases which is excellent for the efficiency of the PFC.
MOSFET driver:
The MOSFET driver has been sized to be capable of driving power MOSFETs featuring a total gate charge up to
80nC.
Due to the continuous mode of operations of the inductor, the MOSFET must be driven with a reasonably (but not
excessively) low impedance, to minimize switching losses at both turn-on and turn-off without generating too
excessive EMI.
In term of Ron, the driver’s output devices are as follow:
- P-channel Ron: 30 Ω typical
- N-channel Ron: 20 Ω typical
A series resistor R7 on pin7 should be added to further reduce EMI and minimize the noise injection which could
result from Miller-capacitance kick-back during transient conditions.
Examples of suitable MOSFETS:
- IXYS PolarHT™ and Polar HV™ MOSFET series: IXTY1R4N60P, IXTY2N60P, IXTY3N60P
- Fairchild MOSFET series: FQPF1N60, FQPF 2N60, FQPF 3N60.
- Infineon COOLMOS
TM
series: SPD01N60S5, SPD02N60S5, SPD03N60S5.
- Motorola MOSFET series: MTP1N60, MTP2N60, MTP3N60.
- SGS-Thomson MOSFET series: STD1NB60, STD2NB60, STD3NB60.
- Etc…
Notes:
- Due to the rapid evolution of MOSFET technologies, please check for current models when designing a new
SMPS.
- PolarHT™ and Polar HV™ are trademarks of IXYS corporation
COOLMOS
TM
is a trademark of Infineon.
Thermal shutdown:
An internal temperature sensing protection circuit disables the MOSFET gate drive when the temperature exceeds a
typical value of 150°C. This circuit has sufficient hysteresis to prevent relaxation. Normal operations therefore only
resume when the junction temperature has dropped below approximately 120°C.
Shunt bandgap regulator:
The IPS101 internal trimmed bandgap shunt regulator behaves like a 10V zener but also provides the 2.06V
reference for the voltage error amplifier, and the various internal bias current and voltages required by the different
blocks.
During start-up, the current consumption in the regulator is very low, typically 100μA, allowing many possible
schemes to power the IPS101. Once the “zener” value is reached, the MOSFET gate drive is enabled and normal
operation starts. When enabled, the typical chip consumption is 660 μA plus the current necessary to drive the
MOSFET which depends on the MOSFET’s total gate charge and the frequency of operation (linked to L1
inductance value).
The VCC voltage is allowed to drop below the “zener” value during normal operations but the circuit will reset itself
and re-enter start-up mode should the VCC drop below approximately 8 volts.
How to Bower the lPSlOl:
Stand-alone agnlications
SZ
.vE
:JE
' a}:
HE
§|§
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 6 / 15
The shunt regulator is sized to handle up to 50mA, which is especially useful to power the IPS101 with few
components only. Be careful however not to exceed the package rated power dissipation (see table p7).
How to power the IPS101:
There are several ways of supplying power to the IPS101 which depends on whether the PFC is used as a stand-
alone block or is followed by a DC/DC converter or other blocks using additional ICs which must be energized as
well. Stand-alone applications
Simple RC network:
The simplest technique well suited for 120V AC (domestic US and Japan) uses an RC network connected between
DC out and GND. R5 should be sized to deliver enough Icc current for normal operation without wasting power.
Figure 4
Auxilliary winding:
The most efficient technique suitable for international applications (85V- 265V AC) uses an auxillairy winding on
the switching inductor TX1. The turn-ratio between the principal winding and this auxilliary one is usually between
5 and 15. The wire size should be suitable for 20mA RMS which is quite small.
Figure 5
+
C5
L1
D1
PFC Controller
R7
R2
R6
PFC GND
C3
R3 R1
R9
C1
31
4 2
BR1
R4
AC IN
DC OUT
VCC
1
VDCFBK
2
COMPV
3
RMSCAP
4
VAC 8
DRIVE 7
ISENSE 6
GND 5
U1
IPS101
T1
CMC
C4
C2
CHIP SUPPLY
R5
+
C6
Q1
NMOSFET
+
C5
D1
PFC Controller
R7R2
R6
PFC GND
C3
R3 R1
R9
C1
31
4 2
BR1
R4
AC IN
DC OUT
VCC
1
VDCFBK
2
COMPV
3
RMSCAP
4
VAC 8
DRIVE 7
ISENSE 6
GND 5
U1
IPS101
T1
CMC
C4
C2
TX1
R5
D2
D3
C8
R8
+
C6
Vcc
C7
Q1
NMOSFET
A9211 on: WIth DC/DC converter:
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 7 / 15
Applications with DC/DC converter:
The auxilliary winding on L1 can be saved and the VCC supply for the the IPS101 is then provided by the DC/DC
converter circuitry. The current provided by AAI patented snubber and R9/C7 networks is divided and derived into
R13/C10 and R5/C11 to feed flyback and feedback controllers respectively.
ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATING
Characteristics Value UNITS
Shunt regulator max I
CC
non-repetitive current (pin 1)
- see fig 7-
60 mA
Peak drive output current (pin7) Source=100, Sink=200 mA
Isense input voltage (pin 6) 0 / - 10 V
VAC maximum input current (pin8) 700 μA
Junction to case thermal resistance R
θJ-C
PDIL = 42, SOIC = 45
Junction to PCB thermal resistance R
θJ-A
PDIL = 125, SOIC =155 °C / W
Power dissipation for T
A
<= 70°C PDIL = 640, SOIC = 500 mW
Operating junction temperature - 40 to 150
Storage temperature range - 55 to 150
Lead temperature (3 mm from case for 5 sec.) 260
°C
+
C5
L1
D1
PFC Controller
R7
R2
R6
PFC/Primary GND
C3
R3 R1
R9
C1
31
4 2
BR1
R4
AC IN
VCC
1
VDCFBK
2
COMPV
3
RMSCAP
4
VAC 8
DRIVE 7
ISENSE 6
GND 5
U1
IPS101
T1
CMC
C4
C2
CHIP SUPPLY
GATE
1
ISENSE
2
VCC
3
RBIAS
4
N/C 8
GND 7
OPTO 6
N/C 5
U2
IPS10
Q2
U3
OPTO-NPN
R12
D3
1N4148
D2
1N4148
R10
R8
R11
L2
OUT+
OUT-
SecondaryGNDPrimaryGND
R9
N/C
N/C
Network
Patented
TR1
TRANSF-1P1S
+
C8
+
C9
D5
Zener
D4
Schottky
C6
Fly back Controller
DC OUT
Snubber
+
C7
+
C10
R13
+
C11
R5
Q1
NMOSFET
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 8 / 15
PARAMETER TEST CONDITIONS PARAMETERS UNITS
@ 25°C unless specified MIN. TYP. MAX.
Supply, bias & circuit protection
Shunt regulator voltage (V
CC
)I
CC
= 10 mA 9.7 10.0 10.3 V
Shunt regulator dynamic
resistance 1 to 30 mA 2 4 6 Ω
Shunt regulator peak
repetitive current (I
CC
)--50 mA
Start-up current (I
CC
) - 100 150 μΑ
Under voltage lock-out (V
CC
)V
CC
– 2.1 V
CC
- 1.8 V
CC
- 1.4 V
Min I
CC
to ensure continuous
operation 4A, 600V, 20 nC
MOSFET , L= 7 mH -3- mA
Thermal shutdown trip
temperature - 150 - °C
Multiplier
Maximum operating voltage
accross ISENSE resistor (R9) See note2 -1.3 -1.2 -1.1 V
COMP voltage range 0 - 3 V
VAC input current operating
range I
CC
= 1 to 10 mA
Temp = 0 to 70°C 20 - 600 μA
RMS capacitor (pin4) - 1 - μF
Error amplifier
Reference voltage I
CC
=10mA 2.01 2.06 2.10 V
Open loop gain - 85 - dB
3 dB response - 200 - Hz
Phase margin Unity gain 65 - - Degrees
Output impedance - 30 - KΩ
P & N Outputs to MOSFET gate
P gate driver saturation 10 mA (source) - 0.3 0.5 V
N gate driver saturation 10 mA (sink) - 0.2 0.35 V
Gate pull-down resistor (internal) 30 45 65 KΩ
PDRIVE Rise time (10% to
90%) 390 pF load - 100 200 ns
NDRIVE Fall time (10% to
90%) 390 pF load - 50 100 ns
Max recommanded total
external MOSFET charge --50 nC
Note1:
Electrical parameters, although guaranteed, are not all 100% tested in production.
Note2:
To avoid damage to pin 6 by the in-rush current, size R6 to limit the input current into the IC to 30mA.
1Kohm to 33Kohm are suitable values for most applications.
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 9 / 15
Figure 8: Vcc Drift over Temperature
10.06
10.08
10.1
10.12
10.14
10.16
10.18
10.2
-30 -10 10 30 50 70 90 110 130
Temperature (°C)
Icc (mA)
Icc=30mA
Icc=10mA
Figure 7: Shunt Regulator Icc Current
0
20
40
60
80
100
120
140
02468101214
Vcc
Icc
Figure 9: 2.06V Ref. Drift over Temperature
2.010
2.020
2.030
2.040
2.050
2.060
2.070
-40 -20 0 20 40 60 80 100 120
Temperature (°C)
Vref (Volts)
Icc=10mA
Icc=30mA

IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 10 / 15
Figure 10: Start-Up Current Drift over Temperature
0
20
40
60
80
100
120
140
160
-30 -10 10 30 50 70 90 110
Temperature (°C)
Start-Up Icc (μA)
Figure 11: Efficiency versus Output Power
0.8
0.82
0.84
0.86
0.88
0.9
0.92
0.94
0.96
0.98
1
10 20 30 40 50 60 70 80 90 100
Output Power
Efficiency
220V IN, 420V OUT
100V IN, 420V OUT
/\/\ /\
\/W/ V VA
/ \/\ \
/\/\ /\
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 11 / 15
EXAMPLE OF POWER FACTOR CORRECTION: Universal Input, 400V DC, 100W output
Figure 12
Note:
1mH to 10mH inductors (TX1) could be used depending on conditions and targeted characteristics.
Line current waveforms: measured on IPS-DK101 demo-kit
Vin= 230V, Pout=100W
+
C5
100uF
400V
Q1
9N60
D1
FR805
PFC Controller
R7
100
R2
24K
R6
1K
PFC GND
C3
0.47uF
250V
R3
976K 1%
R1
1Meg
R9
0.5
1W
C1
1uF
31
4 2
BR1
2A 400V
R4
4.99K 1%
AC IN
DC OUT
VCC
1
VDCFBK
2
COMPV
3
RMSCAP
4
VAC 8
DRIVE 7
ISENSE 6
GND 5
U1
IPS101
C2
220nF
TX1
1.5mH
R5
100
D2
1N4148
D3
1N4148
C8
47nF
R8
750K
+
C6
47uF
Vcc
C7
100nF
D4
1N5406
P=155T, S=12T
85V - 285V AC
400V DC
100W
vm=115VACPmt=ID
‘ «5mm Pm1=5 I
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 12 / 15
Vin= 230V, Pout=50W
Vin= 110V, Pout=100W
V
in= 110V
,
Pout=50W
P'N‘ 8-Pin Plastic DIP
260mm)
2‘0 (5.10)
.045 (1‘4) 070“ 75)
.030 (0.76) 045 (1 14) .310 (7.67)
.7400 (10.16) '29" (7'37)
04503.54)
.2oo(5.oa) _
1409.55) L j i 040(102)
020 (0-5‘) .015 0.33 v .
.150 (3.81) f .005 (0.20) 3 MIN
.115(2.92)
_ _—| L- __H__ .wouom)
.310 (7.07)
110(279) 022(0 56)
09012 29) 0150). as)
PIN I )ndicaled by 001 and / or beveled edge
7 8 Pin-SOIC
157(199) 244 (6,20)
.150 (3.81) 22815.79)
.050 (1.21) TYP.
197 (5. 00)__
ll‘fiss (4. 30)‘
_ _ _ .069 (1.75)
_L 0530.35) ”MAX _Lo10(o.25)
- . . . T_ . _-| |-— 70071013)
.010 (0.46) .010 (0.25) 050 1 27
01403.36) ,004 (0.10) :016 $0.40}
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 13 / 15
PACKAGE DIMENSIONS
PLASTIC DIP-8
PLASTIC SOIC-8
Examgle of Marking
Note
n—uu—un—un—u
._.._.._.._.
NoteW
Note2
Nole
u—n—uu—un—u
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 14 / 15
ORDERING INFORMATION
Part-Number
Example of Marking
(Note : For production with a new date code, since January 2006, the package type does not appear anymore on package
marking)
This ordering information is for commercial and industrial standard IN-PLUG® controllers ONLY. For custom controllers or for
military temperature range, call AAI’s sales representative.
IN-PLUG® Controller Series
Flyback
Feedback
PFC
Push-Pull
LED Driver
Controller Type
Flyback: 10 series
Feedback: 20 series
PFC: 100 series
Push-Pull: 200 series
Automotive: 300 series
LED Driver: 400 series
“H” with hiccup overload
protection
ROHS + Pb-Free
Tape and Reel
TR : Tape & Reel
TU : Tube
Note1 : Default or not specified
is « tube ».
Note2 : Does not appear on
package marking.
Temperature Range
C : Commercial (0, +70°C)
I : Industrial (-40°C. +85°C)
A: Automotive (-40°C. +125°C)
Note : Default or not specified is <commercial>
Package Type
D : DIP8
SO : SOIC8
(For production with a new date code, since January
2006, the package type does not appear anymore on
package marking)
IPS XXXH C – YY – G-LF - TR
Non-Green Package Green ROHS + Pb-Free Package
AAI
IPS15HC
YYWW
AAI G-LF
IPS15HC
YYWW
LIMITED WARRANTY
CRITICAL APPLICATIONS
LETHAL VOLTAGES
INTELLECTUAL PROPERTY RIGHTS AND PROPRIETARY DATA
TRADEMARKS AND PATENTS
PROTECTION FOR CUSTOM lN-PLUG® SOLUTIONS
COMPLIANCE WITH LAWS
TITLE AND DELIVERY
LATEST DATASHEET UPDATES
WORLDWIDE REPRESENTATIVES
COPYRIGHTS
IN-PLUG
®
I
IP
PS
S1
10
01
1
Datasheet – Rev.10 - High Efficiency Power Factor Correction C
Co
on
nt
tr
ro
ol
ll
le
er
r
© Copyright 2003-2006 - ASIC Advantage, Inc. – All rights reserved - Revision 10 – April 02, 2007 15 / 15
The following is a brief overview of certain terms and conditions of sale of product. For a full and complete copy of all
the General Terms and Conditions of Sale, visit our webpage http://www.asicadvantage.com/terms.htm.
LIMITED WARRANTY
The product is warranted that it will conform to the applicable specifications and be free of defects for one year.
Buyer is responsible for selection of, use of and results obtained from use of the product. Buyer indemnifies and
holds ASIC Advantage, Inc. harmless for claims arising out of the application of ASIC Advantage, Inc.’s products to
Buyer’s designs. Applications described herein or in any catalogs, advertisements or other documents are for
illustrative purposes only.
CRITICAL APPLICATIONS
Products are not authorized for use in critical applications including aerospace and life support applications. Use of
products in these applications is fully at the risk of the Buyer. Critical applications include any system or device
whose failure to perform can result in significant injury to the user.
LETHAL VOLTAGES
Lethal voltages could be present in the applications. Please comply with all applicable safety regulations.
INTELLECTUAL PROPERTY RIGHTS AND PROPRIETARY DATA
ASIC Advantage, Inc. retains all intellectual property rights in the products. Sale of products does not confer on Buyer
any license to the intellectual property. ASIC Advantage, Inc. reserves the right to make changes without notice to
the products at any time. Buyer agrees not to use or disclose ASIC Advantage Inc.’s proprietary information without
written consent.
TRADEMARKS AND PATENTS
- IN-PLUG® is a registered trademark of ASIC Advantage, Inc.
- AAI’s modified snubber network is patented under the US Patent # 6,233,165. IN-PLUG® Customers are granted
a royalty-free licence for its utilization, provision the parts are purchased factory direct or from an authorized agent.
PROTECTION FOR CUSTOM IN-PLUG® SOLUTIONS
When AAI accepts to design and manufacture IN-PLUG® products to Buyer’s designs or specifications, buyer has
certain obligations to provide defense in a suit or proceeding claiming infringement of a patent, copyright or trademark
or for misappropriation of use of any trade secrets or for unfair competition.
COMPLIANCE WITH LAWS
Buyer agrees that at all times it will comply with all applicable federal, state, municipal, and local laws, orders and
regulations. Buyer agrees to comply with all applicable restrictions on exports and re-exports including obtaining any
required U.S. Government license, authorization, or approval. Buyer shall pay any duties, levies, taxes, brokerage
fees, or customs fees imposed on the products.
TITLE AND DELIVERY
All shipments of goods shall be delivered ExWorks, Sunnyvale, CA, U.S.A. Title in the goods shall not pass to Buyer
until ASIC Advantage, Inc. has received in full all amounts owed by Buyer.
LATEST DATASHEET UPDATES
For the latest datasheet updates, visit our web page: http://www.in-plug.com/datasheets.htm.
WORLDWIDE REPRESENTATIVES
To access AAI’s list of worldwide representatives , visit our web page http://www.in-plug.com/representatives.htm
COPYRIGHTS
Copyrights and all other proprietary rights in the Content rests with ASIC Advantage Inc. (AAI) or its licensors. All
rights in the Content not expressly granted herein are reserved. Except as otherwise provided, the Content published
on this document may be reproduced or distributed in unmodified form for personal non-commercial use only. Any
other use of the Content, including without limitation distribution, reproduction, modification, display or transmission
without the prior written consent of AAI is strictly prohibited. All copyright and other proprietary notices shall be
retained on all reproductions. ASIC Advantage INC.
1290-B Reamwood Ave, Sunnyvale California 94089, USA
Tel: (1) 408-541-8686 Fax: (1) 408-541-8675
Websites: http://www.in-plug.com - http://www.asicadvantage.com
Products related to this Datasheet
IC PFC CTRLR CCM 300KHZ 8SOIC